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based on III-nitride heterojunctions can be expected to achieve ON/OFF ratios of 10 6 or more, with switching slopes well below 60 mV/decade, ONcurrent densities approaching 100 μA/ μm, and energy delay products as low as 67 aJ-ps/μm.
"Transistor Switches Using Active Piezoelectric Gate Barriers"
by R.K. Jana, A. Ajoy, G. Snider, and D. Jena (this article contains multimedia) This paper explores the consequences of introducing a piezoelectric gate barrier in a normal field-effect transistor. Because of the positive feedback of strain and piezoelectric charge, internal charge amplification occurs in such an electromechanical capacitor, resulting in a negative capacitance. The first consequence of this amplification is a boost in the ON-current of the transistor. As a second consequence, employing the Lagrangian method, we find that using the negative capacitance of a highly compliant piezoelectric barrier, one can potentially reduce the SS of a transistor below the room-temperature Boltzmann limit of 60 mV/decade. However, this may come at the cost of hysteretic behavior in the transfer characteristics. Hysteretic switching with a sub-kT/q steep slope (13 mV/decade at room temperature) is experimentally demonstrated in MOSFETs with PbZr0.52Ti0.48O3 as a ferroelectric (FE) gate insulator, integrated on a silicon channel with a nonperovskite high-k dielectric (HfO2) as a buffer interlayer. The steep switching is independent of drain bias. For the first time, sub-kT/q switching due to FE negative capacitance is observed not at low currents but in strong inversion ( / A new benchmarking of beyond-CMOS exploratory devices for logic integrated circuits is presented. It includes new devices with FE, straintronic, and orbitronic computational state variables. Standby power treatment and memory circuits are included. The set of circuits is extended to sequential logic, including arithmetic logic units. The conclusion that TFETs are the leading low-power option is reinforced. FE transistors may present an attractive option with faster switching delay. Magnetoelectric effects are more energy efficient than spin transfer torque, but the switching speed of magnetization is a limitation. This paper enables a better focus on promising beyond-CMOS exploratory devices.
Spintronic Devices and Interconnect (Based on Magnetics and Spin Physics)

"Interconnects for All-Spin Logic Using Automotion of Domain Walls"
by S. Chang, S. Dutta, S. Manipatruni, D.E. Nikonov, I.A. Young, and A. Naeemi (this article contains multimedia)
In this paper, an interconnect scheme based on the automotion of domain walls (DWs) for all-spin logic (ASL) is proposed. The proposed interconnect is analyzed using a comprehensive numerical model including an equivalent circuit for ASL operations, the 1-D Landau-Lifshitz-Gilbert equation for DW creation, reflection, and disappearance at the boundaries. Analytical expressions for DW transport along the wire are also presented. From the model, it is found that the reflection of the DW can be eliminated using a material with a high Gilbert damping coefficient at the end, the energy dissipation can be independent of the interconnect length, and DW displacement and energy dissipation can be further improved using a material with a low damping factor and saturation magnetization. Furthermore, the interconnect reliability is also studied by applying the thermal random noise analysis on the dynamics of DWs, and it is found that thermal fluctuations can have a significant impact on the interconnect performance; thus, the interconnect with a low Gilbert damping factor is desired to suppress the thermal noise effects. This work describes recent developments in magnonic holographic memory devices exploiting spin waves for information transfer. The devices comprise a magnetic matrix and spin wave-generating/detecting elements placed on the edges of the waveguides. The matrix consists of a grid of magnetic waveguides connected via cross junctions. Magnetic memory elements are incorporated within the junction while the read-in and read-out is accomplished by the spin waves propagating through the waveguides. Experimental data on spin wave propagation through NiFe and YIG magnetic crosses is presented. The obtained experimental data show prominent spin wave signal modulation (up to 20 dB for NiFe and 35 dB for YIG) by the external magnetic field, where both the strength and the direction of the magnetic field define the transport between the cross arms.
Also presented are experimental data, showing parallel read-out of two magnetic memory elements via spin wave interference. All experiments are done at room temperature. Magnonic holographic devices aim to combine the advantages of magnetic data storage with wave-based information transfer. Estimates on the spin wave holographic device performance are presented, including power consumption and functional throughput. According to the estimates, magnonic holographic devices may provide data processing rates higher than 1 × 1018 b/cm 2 /s while consuming 0.15 mW. Technological challenges and fundamental physical limits of this approach are also discussed. Neuromorphic computing using neural-network hardware has attracted significant interest as it promises improved performance at low power for data-intensive error-resilient graphical signal processing. Oscillatory neural networks (ONNs) use either frequency or phase as state variables to implement frequency-shift keying (FSK)-and phase-shift keying (PSK)-based neural networks, respectively. To make these ONNs power and area efficient, backend-of-the-line compatible, and capable of processing multilevel information, the authors explore an emerging class of oscillators that show fine-grain frequency tuning and phase coupling. They examine TaOx-and TiOx-based oscillators (resistive random access memory type) as elements of a neuromorphic compute block and experimentally demonstrate: 1) frequency control over four decades using a ballast MOSFET, 2) variable phase coupling between oscillators, and 3) variable phase programming between oscillators coupled with a MOSFET. Such finegrain control over both frequency and relative phase serve as the desirable characteristics of oscillators required for multilevel information processing in star-type directly coupled FSK-and PSK-based neuromorphic systems that find applications in gray-scale image processing and other graphical compute paradigms. The event kicked off with a warm welcome and a presentation by Ayranci highlighting the numerous benefits of SSCS membership. After a brief introduction of the participating mentors, a moderated town hall was held. Participants had the opportunity to ask mentors questions about career opportunities and directions, the future of IC design, and how to start their own companies. The mentors answered their questions based on their own experiences. After the town hall, participants mingled and talked with the mentors one on one. There were around 100 attendees and ten mentors, including Willy Sansen, Jan Van 
